



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | LICATION NO. FILING DATE FIRST | | ATTORNEY DOCKET NO. | CONFIRMATION NO. | | |
|-----------------------|--------------------------------|-----------------|-------------------------|------------------|--|--|
| 09/668,109 09/22/2000 | | Steven J. Meyer | 2470.01US02 | 9581 | | |
| 24113 | 7590 01/12/2004 | | EXAMINER | | | |
| PATTERSO | N, THUENTE, SKAA | CHANG, SUNRAY | | | | |
| 4800 IDS CEN | NTER | | | | | |
| 80 SOUTH 87 | TH STREET | ART UNIT | PAPER NUMBER | | | |
| MINNEAPOL | LIS, MN 55402-2100 | 2128 | 6 | | | |
| | | | DATE MAILED: 01/12/2004 | | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | A | pplication No. | | Applicant(s) | | | | |
|--|---|--|--|---|---|---|--|--|--|
| • | | | 9/668,109 | | MEYER, STEVEN | .l | | | |
| Office Action Summary | | | xaminer | | Art Unit | | | | |
| | | | unray Chang | | 2123 | | | | |
| | e MAILING DATE of this commu | | | et with the co | | dress | | | |
| Period for Re | • | | COLT TO EVOIDE | 0 MONITH 1/0 | S) | | | | |
| THE MAIL - Extensions after SIX (6) - If the period - If NO period - Failure to re - Any reply re | ENED STATUTORY PERIOD ING DATE OF THIS COMMUN of time may be available under the provision MONTHS from the mailing date of this comfor reply specified above is less than thirty (I for reply is specified above, the maximum sply within the set or extended period for repcived by the Office later than three months in term adjustment. See 37 CFR 1.704(b). | IICATION. s of 37 CFR 1.136(a munication. 30) days, a reply with statutory period will a y will, by statute, cau |). In no event, however, main the statutory minimum opply and will expire SIX (6) se the application to becon | ay a reply be time of thirty (30) days MONTHS from to the ABANDONED | will be considered timely he mailing date of this of 0 (35 U.S.C. § 133). | | | | |
| 1)⊠ Res | ponsive to communication(s) fil | ed on <u>08 Janu</u> | ary 2004. | | • | | | | |
| 2a)☐ This | This action is FINAL . 2b) This action is non-final. | | | | | | | | |
| | 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | | | |
| Disposition o | f Claims | | | | | | | | |
| 4a) 0 5) | Claim(s) is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-21 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement. | | | | | | | | |
| Application P | apers | | | | | | | | |
| 10)⊠ The 6 Appl Repl | specification is objected to by the drawing(s) filed on is/are icant may not request that any objected acement drawing sheet(s) including the order of declaration is objected. | e: a) acceptorection to the drawing the correction | wing(s) be held in about is required if the draw | eyance. See wing(s) is obje | 37 CFR 1.85(a). ected to. See 37 CF | • • | | | |
| Priority unde | r 35 U.S.C. §§ 119 and 120 | | | | | | | | |
| * See tl 13) Ackno since : 37 CF a) 1 | nowledgment is made of a clair b) Some * c) None of: Certified copies of the priority Certified copies of the priority Copies of the certified copies application from the Internatine attached detailed Office actiowledgment is made of a claim a specific reference was included R 1.78. The translation of the foreign latweldgment is made of a claim owledgment is made of a claim owledgment is made of a claim once was included in the first se | documents had documents had documents had documents had been documented on for a list of the for domestic period on the first substantial for domestic provision for domestic period documents had doc | ave been received. ave been received documents have been Tr.2(a)). The certified copies riority under 35 U.S entence of the specional application hariority under 35 U.S | in Application een receiver not receiver S.C. § 119(experience cification or as been received s.C. §§ 120 | on No d in this National d.) (to a provisional in an Application eived. and/or 121 since | application) Data Sheet. a specific | | | |
| Attachment(s) | | | | | | | | | |
| 2) Notice of D | eferences Cited (PTO-892) raftsperson's Patent Drawing Review (Disclosure Statement(s) (PTO-1449) | | | e of Informal Pa | (PTO-413) Paper No(atent Application (PTC | | | | |

DETAILED ACTION

Page 2

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

- 1. Claims 5, 12 and 20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 2. The term "implicit wired operations" in claims 5, 12 and 20 are vague and indefinite. Because of term "Implicit wired operations" is not defined by the specification, the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention.
- 3. The term "function procedural operations" in claims 5, 12 and 20 is vague and indefinite. Because of term "function procedural operations" is not defined by the specification, the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention.

Application/Control Number: 09/668,109 Page 3

Art Unit: 2123

Claim Interpretation

4. The term "implicit wired operations" in claims 5, 12 and 20 is not clearly recited. Based on "common implicit constructs are logic gates implemented by wire connections", examiner interprets the term "implicit wired operations" to be treated as "wire connections"

5. The term "timing-free procedural operations" in claims 5, 12 and 20 has been recited contained in both function and task statements. It is obvious for one has ordinary skill in the art to treat "timing-free procedural operations" as part of "function procedural operations"

Claim Rejections - 35 USC § 102

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1 21 are rejected under 35 U.S.C. 102(b) as being anticioated by William C. Steinmetz (U.S. Patent No. 5,600,579 and Steinmetz hereinafter).
- 7. Regarding Independent claim 1, Steinmetz teaches a processor (CPU, Col 1, Line 45) having memory (emulated memory device, Col 1, Line 49) for storing (loading into memory, Col 1, Line 56) a program (instruction, Col 1, Line 48) that is capable of being executed (executes, Col 1, Line 48) by processor program (test script, Col 28,

Art Unit: 2123

Line 51) directing (steps, Col 28, Line 41) the operation of processor (compiling, Col 28, Line 58) to: convert (coupled, Col 3, Line 8) the HDL coded electronic circuit model (master model, Col 3, Line 8) to binary object code (object code, Col 28, Line 61); and simulate (simulator, Col 27, Line 46) the electronic circuit (hardware, Col 27, Line 46) by utilizing (retrieve, Col 28, Line 61) said binary object code (object code, Col 28, Line 61).

Page 4

- 8. Regarding dependent claim 2, Steinmetz teaches program (test script, Col 28, Line 51) directs (steps, Col 28, Line 41) said processor (computer, Col 27, Line 32) to convert (coupled, Col 3, Line 8) the HDL coded electronic circuit model (master model, Col 3, Line 8) to binary object code (object code, Col 28, Line 61) by directing (steps, Col 28, Line 41) said processor (computer, Col 27, Line 32) to translate (coupled, Col 3, Line 8) the HDL coded electronic circuit model (master model, Col 3, Line 8) into an intermediate program language code (master model computer program, Col 28, Line 58) and to compile (compiling, Col 28, Line 58) said intermediate program language code (master model computer program, Col 28, Line 58) to said binary object code (object code, Col 28, Line 61).
- 9. Regarding dependent claims 3, 10 and 18, Steinmetz teaches intermediate program language code (master model computer program by means of PLI, Col 12, Line 17) is a C program language code (C programming language, Col 2, Line 24).

- 10. Regarding dependent claims 4, 11 and 19, Steinmetz teaches C program language code (PLI program, 2, 24) is grouped into code types selected from a group consisting of: evaluation C code (functionally, Col 1, Line 46) and scheduling C code (correctly timed, Col 1, Line 46).
- 11. Regarding dependent claims 5, 12 and 20, Steinmetz teaches binary object code (object code, Col 28, Line 61) performs operations that are selected from a group consisting of: initial/always block operations (block diagram, Fig. 1, 3), timing-free procedural operations (reading data from memory, Col 2, Line 11), task procedural operations (multitasking operating, Col 5, Line 16), function procedural operations reading data from memory, Col 2, Line 11), event control operations (event handling, Col 19, Line 34), delay control operations (set simulation timing, Col 22, Line 25), scheduled procedural operations (set simulation timing, Col 22, Line 25), declarative gate operations (get level model, Col 1, Line 44), continuous assignment operations (get level model, Col 1, Line 44), continuous assignment operations (get level model, Col 1, Line 44), user-defined primitive operations (defined by user, Col 6, Line 27), implicit wired operations (manipulate wire, Col 22, Line 23), delay path operations (manipulate wire, Col 22, Line 23), system task operations (multitasking operation, Col 5, Line 16), and system service operations (operating system, Col 3, Line 23).

Dependent claims 5, 12 and 20 are drawing to operations such as "block operation", "procedural operation", "event control", "task operation", etc those are inherent in hardware simulators. Examples disclosed by Steinmetz showed above.

Art Unit: 2123

12. Regarding dependent claims 6 and 13, Steinmetz teaches program (test script, Col 28, Line 51) directs (steps, Col 28, Line 41) said processor (computer, Col 27, Line 32) to simulate (simulator, Col 27, Line 46) the electronic circuit (hardware, Col 27, Line 46) by utilizing (retrieve, Col 28, Line 61) said object code (object code, Col 28, Line 61) to make calls (corresponding, Col 4, Line 6) to a programming language interface (PLI)(test script computer program, Col 4, Line 8).

Page 6

- 13. Regarding dependent claims 7, 14 and 21, "binary object code is utilizable by substantially all types of simulators." Is inherent. For example Steinmetz teaches binary object code (object code, Col 4, Line 11) is utilizable by substantially all types of simulators (verification system, Col 4, Line 12).
- 14. Regarding independent claim 8, Steinmetz teaches reading (reading, Col 2, Line 11) the HDL coded electronic circuit model (master model, Col 2, Line 5); converting (coupled, Col 3, Line 8) the HDL coded electronic circuit model (master model, Col 3, Line 8) into a linkable simulation program (object code, Col 28, Line 61); and simulating (simulator, Col 27, Line 46) the operation of the electronic circuit (hardware, Col 27, Line 46) by utilizing (retrieve, Col 28, Line 61) said linkable simulation program (object code, Col 28, Line 61).

Application/Control Number: 09/668,109 Page 7

Art Unit: 2123

15. Regarding dependent claims 9 and 17, Steinmetz teaches the steps of translating (coupled, Col 3, Line 8) the HDL coded electronic circuit model (master model, Col 3, Line 8) into an intermediate program language code (master model computer program, Col 28, Line 58) and compiling (compiling, Col 28, Line 58) the intermediate program language code (master model computer program, Col 28, Line 58) to said linkable simulation program (object code, Col 28, Line 61).

- 16. Regarding independent claim 15, Steinmetz teaches processing means for executing (executes, Col 1, Line 48) a program (instruction, Col 1, Line 48), wherein said program includes a conversion means for converting (coupled, Col 3, Line 8) the HDL coded electronic circuit model (master model, Col 3, Line 8) into a simulator-operable program (object code, Col 28, Line 61) and a simulation means for simulating (simulator, Col 27, Line 46) the HDL coded circuit model (hardware, Col 27, Line 46) by utilizing (retrieve, Col 28, Line 61) said simulator operable program (object code, Col 28, Line 61) to make calls (corresponding, Col 4, Line 6) to a programming language interface (PLI) (test script computer program, Col 4, Line 8).
- 17. Regarding dependent claim 16, Steinmetz teaches simulator (verification system, Col 28, Line 55) -operable (functions, Col 28, Line 56) program comprises binary object code (object code, Col 28, Line 54).

Art Unit: 2123

18. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Furuichi (U.S. Patent No. 5,437,037) discloses Verilog-HDL, Clanguage, schedule control, compiled, initial/always function, in-module variable. Stapleton (U.S. Patent No. 5,870,585) discloses RTL, HDL, multi-tasking, memory system, instruction caching, C++, object code, converted. Rompaey et al. (U.S. Patent No. 5,870,588) discloses model, system, simulate, executed on a programmable processor, VHDL, assembly, coding, C, compiler, stored. Pickup et al. (U.S. Patent No. 5,774,380) discloses Verilog, PLI, simulation, sequential. Sano et al. (U.S. Patent No. 5,758,123) discloses assembly, HDL, simulation program, Verilog-XL, Verilog-HDL, compile, assembler language, sequential, scheduler, C-compile, stored.

Page 8

Conclusion

19. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sunray Chang whose telephone number is 703-305-8744. The examiner can normally be reached on M-F 7:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska can be reached on 703-305-9704. The fax phone number for the organization where this application or proceeding is assigned is 703-746-3506.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-6833.

Art Unit: 2123

Sunray Chang Patent Examiner Group Art Unit 2128 Technology Center 2100 U.S. Patent and Trademark Office

January 8, 2004

HUGH JONES Ph.D.
HUGH JONES Ph.D.
PRIMARY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 9